D&R News Alert
March 17th, 2025
$var->USER_FIRSTNAME

Welcome to the issue of March 17th, 2025 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

NEW Article: The Rise of Generative AI on the Edge
Synopsys

Explore how selecting Synopsys ARC® NPU Processor IP can overcome challenges and unlock the potential of GenAI on edge devices for a smarter future.
 Read Now >>

Foundry Ecosystem News
■ InPsytech Joins Intel Foundry Accelerator IP Alliance to Boost HPC, AI, And Automotive Applications
■ SerDes Hard Macro IP in GlobalFoundries 22FDX - Available For Licensing and Implementation from Global IP Core
Design and Verification
■ The Case for Hardware-Assisted Verification in Complex SoCs
Analog IP
■ Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency - By eInfochips
RISC-V
■ RISC-V Powered Executive M.Tech VLSI PG Program for Next-Gen Chip Designers - by Maven Silicon
■ China Bets on Homegrown Chip Tech With RISC-V Push
Artificial Intelligence
■ Does Your NPU Do VLMs? It Better!
■ Powering the Future of On-Device AI with FPGAs
■ Renesas targets high volume vision AI with DRP AI core
Automotive and Space
■ Perforce Releases 2025 Automotive Software Report: AI Adoption, Safety Priorities, and Code Complexity Challenges
■ Phonemic Officially Registered as Semiconductor Design Center with Polish Space Agency, Strengthening Position in Space Technology
■ Automotive Ethernet PHY IP Core in 28nm with BroadR-Reach and 100BaseT1 Compatibility for Automotive Applications
Security
■ Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture - By Rambus
Internet of Things
■ Turnkey Embedded Communications Systems for IoT Connectivity - By CEVA
Green Electronics
■ Semiconductor partnership aims to boost sustainability in the EU
Partner News
■ Synopsys SNUG Silicon Valley 2025 to Feature Arm, OpenAI and Microsoft Executive Talks
Business News
■ Intel's New CEO Called "Strong Choice" to Respin Company





New IP
• 12-bit, 9.2 GSPS Analog-to-Digital Converter by Alphacore
• CH-6xx CryptoManager Hub by Rambus
• FPGA Proven PCIe GEN6 Controller by Logic Fruit Technologies
• 32 kHz RC low-drift oscillator in TSMC 22ULL by Dolphin Semiconductor
• MIPI D-PHY Receiver with PPI by Sunplus Technology

What they said at
IP SoC EU 24

IP SoC Community: EU as a main player ?
Gabrièle Saucier, CEO, Design And Reuse

Chips Act and EU design Platform
Olivier Thomas, CEA

Driving Sustainability in Automotive Electronics; Innovating for a Greener Future
Philippe Flatresse, Product Marketing, Soitec

Silicon Lifecycle Management (SLM) in context of Chiplets for Automotive
Graham Woods, Principal Product Manager, Synopsys, Inc.

REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: https://www.design-reuse.com/users/signup.php

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as $var->USER_MAIL and you receive this Alert in html format.

* If you wish to unsubscribe, you can do it there:
https://www.design-reuse.com/users/alert.php?u=$var->USER_ID&e=$var->USER_MAIL