Modular Design of level -2 cache for flexible IP configuration
Thang Tran,Principal Engineer,Synopsys Inc.,USA
Biography :
Thang Tran is a principal engineer at Synopsys. He received his MBA from St. Edwards University in 1985 and Ph.D. in Computer and Electrical Engineering from University of Texas at Austin in 1992. He is specialized in microprocessor architecture and design and has over 35 years of experiences at Motorola, AMD, Intel, ADI, Centaur Technologies, TI, MediaTek, Freescale Semiconductor, and Synopsys. His notable microprocessors are AMD Athlon, ARM Cortex-A8, and ARC HS. He has designed microprocessors with different types of instruction sets: ARC, ARM, PowerPC, x86, MIPS and ADI-DSP. He also teaches MIPS microprocessor design at Viet Nam National University in Ho Chi Minh City and Computer Architecture at Santa Clara University in California (adjunct professor).
Thang has 150+ granted patents and many more pending patent applications.
On personal note, Thang is operational director of Hope for Viet Orphans, hope4vietorphans.org, and member of board-of-director of VNHelp, vnhelp.org.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
This website uses cookies to store information on your computer/device.
By continuing to use our site, you consent to our cookies.
Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.