![IP/SOC Grenoble](https://www.design-reuse.com/ipsoc2017/images/ipsoc2017grenoble.gif)
Santa Clara Event >> January 26, 2017 |
Bangalore Event >> April 5, 2017 |
Shanghai Event >> September 14, 2017 |
Grenoble Event >> December 6-7, 2017 |
A PVT compensated 0.5V near -treshold microcontroller System-on-Chip
Dr. Marc Pons,Senior R&D Engineer,CSEM SA.,Switzerland
Biography :
![](https://www.design-reuse-embedded.com/ipsocdays/ipsoc2017/portraits/Marc Pons.jpg)
2012 PhD Electronic Engineering, “European Honors”, UPC, Barcelona, Spain
UPC, Intel Barcelona Research Center, CSEM SA
Design for manufacturability and yield
2012-2014 Post-Doc for Industry, CSEM SA, Neuchâtel, Switzerland
Sub-Threshold design
Currently Senior R&D Engineer at CSEM SA, Neuchâtel, Switzerland
System-on-Chip, Integrated and Wireless Systems
back to the program
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||