Design and Reuse Embedded - From Silicon on Chip Solutions to Asic Design Platforms

IP-SOC DAYS 2025

IP-SOC DAYS 2024

IP-SOC DAYS 2023

IP-SOC DAYS 2022

IP-SOC DAYS 2021

IP-SOC 2024

IP-SOC 2023

IP-SOC 2022

IP-SOC 2021

English

Mandarin

Company

design-reuse.com

D&R China

D&R Events

Videos

www.design-reuse-embedded.com

SEARCH IP

- Categories
- RISC-V
- Embedded Processing
- 5G, 3GPP LTE IP
- IoT IP
- Artificial Intelligence IP
- Automotive IP
- Space and Avionics
- Security IP
- Audio & Video IP
- Design Platforms
- Monitoring and Verification
- SoC Design Services
- Find your best SoC design partner

Partner Videos D&R Events

- IP-SoC Days 2025
- IP-SoC Days 2024
- IP-SoC Days 2023
- IP-SoC Days 2022
- IP-SoC Days 2021
- IP-SoC 2024
- IP-SoC 2023
- IP-SoC 2022
- IP-SoC 2021

NEWS

How Standards-Based Protocols are Imperative for the AI Workloads of Tomorrow

Arno Li - AE Director - Cadence Design Systems, Inc.

Biography :

Zhiyong(Arno) Li is Cadence AE Director of Great China IP. He has been working in industry of semiconductor and IP for 23+ years. Prior to joining Cadence, Arno has held various R&D positions at Lucent Technologies Bell Labs and Fujitsu Semiconductor where he developed multiple network and consumer SoC chips which are in high volume production. He received the B.S./M.S. degree from Fudan University, both in Electrical Engineering major.

李志勇是 Cadence 的技术支持总监，负责大中华区 IP 业务。他在半导体和 IP 行业已有 24年多的经验。在加入 Cadence 之前，李志勇曾在朗讯科技贝尔实验室和富士通半导体担任过多个研发经理职位。在那里他开发了多款网络和消费类 SoC 芯片，这些芯片正在大批量生产。李志勇拥有复旦大学电子工程系学士及硕士学位。

Back

Partner with us

Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.