www.design-reuse-embedded.com
SEARCH IP   
    • Categories
    • RISC-V
    • Embedded Processing
    • 5G, 3GPP LTE IP
    • IoT IP
    • Artificial Intelligence IP
    • Automotive IP
    • Space and Avionics
    • Security IP
    • Audio & Video IP
    • Design Platforms
    • Monitoring and Verification
    • SoC Design Services
    • Find your best SoC design partner
Partner Videos D&R Events
    • IP-SoC Days 2025
    • IP-SoC Days 2024
    • IP-SoC Days 2023
    • IP-SoC Days 2022
    • IP-SoC Days 2021
    • IP-SoC 2024
    • IP-SoC 2023
    • IP-SoC 2022
    • IP-SoC 2021
NEWS
Security IP Catalog
 Cryptography (249)
 DRM Solution (7)
 Embedded Security Modules (4)
 Ethernet Security (14)
 PUF Based (17)
 Security IP (55)
 Security Platform (38)
 Other (12)
Search Solutions  
OK
55 "Security IP" IP

1
Active mesh against tampering attacks - Active Shield
Attacks against digital circuits can be performed by directly tampering with the device s internal structure. These attacks are intrusive, and regroup attempts to directly probe or force signals, remo...

2
AES Key Wrap Engine
The EIP-37 is the IP for accelerating the AES Key Wrap cipher algorithm (NIST-Key-Wrap & RFC3394). Designed for fast integration, low gate count and full transforms, the EP-37 accelerator provides a r...

3
Anti Row-Hammer / Memory Attacks
The Anti Row-Hammer IP takes part in Memory Controller in order to protect the Memory against Rowhammer Attacks, especially on RAM. This IP is able to determine if the number of access requests to a M...

4
BA470 - Security Enclave IP based on RISC-V
The eSecure IP is a single subsystem for RISC-V based SoC to address key security challenges, playing the role of root-of-trust.

5
Basic AES Engine
The EIP-32 AES Engines implement the Advanced Encryption Standard (AES) algorithm, as specified in Federal Information Processing Standard (FIPS) Publication 197. The accelerators include I/O register...

6
Boot Protection Pack / Root-of-Trust
The Boot Protection Pack is a solution provided by Secure-IC to ensure a Secure Boot function. The Boot Protection Pack provides a secure root-of-trust with a high level of resistance against malevole...

7
Camogates: protects against reverse-engineering
The Secure-IC s CamoGate IP has for goal to protect a circuit against reverse-engineering. Reverse engineering of an Integrated Circuit is a process which aims at identifying its structure, design and...

8
Circuit Camouflage Technology
Inside Secure Circuit Camouflage Technology, also known as SecureMedia Library (SML), is an anti-reverse engineering and anti-cloning protection for integrated circuits that has both Commercial and Government Applications.

9
CryptoCell-300 - Platform Security Solution for Devices with Strict Power and Area Constraints
The Arm CryptoCell-300 family of embedded security solutions serves high-efficiency systems with a small footprint and low power consumption.

10
DDR Encrypter

The DDR encrypter IP Core module enables on-the-fly encryption and authentication to the external memory

It supports AXI slave/master interfaces, APB port for configuration purpose. I...

11
DES/3DES engine
As part of Rambus award-winning silicon Intellectual Property (IP) product portfolio, the EIP-16 DES/3DES Engines implement the DES and 3DES algorithm, as specified in Federal Information Processing ...

12
DPA Resistant Software Library
DPA Resistant Software Libraries are a portfolio of unique products that provide performance optimized, quantifiable side-channel resistant security for embedded software systems with seamless integration across a wide range of applications. Our software libraries come in two main varieties, platform neutral C-code which is designed to run on any platform and optimized code for ARM Cortex platforms, providing a wide range of device design options.

13
DPA Workstation Analysis Platform
Designed for leading security chip vendors, product companies, testing labs, and government organizations, the DPA Workstation analysis platform is the world’s premier side-channel analysis plat...

14
Full flexible multi-channel AES-GCM engine up to 2Tbps
The EIP-63, high speed AES-GCM engine is a scalable high-performance, multi-channel cryptographic engine that offers AES-GCM operations as well as AES-CTR and GMAC on bulk data. Its flexible data path...

15
Protocol-IP-338 High-speed XTS-GCM Multi-stream Engine
The Protocol-IP-338 (EIP-338) is a scalable, high-performance, multi-stream cryptographic engine that offers XTS and GCM modes of operation for the AES algorithms on bulk data. Its flexible data path ...

16
Real-time detector of zero-day attacks on processor - Cyber Escort Unit
The end justifies the means. It seems that today s processors follow this Machiavellian precept to achieve even more impressive performances. However, this has a critical negative impact on security b...

17
Scrambled Bus
The security of a System-on-Chip depends on various tamper protections used to protect the cryptographic keys from different kind of attacks. These keys are usually transmitted as plaintext between he...

18
Secure Clock
Secure Clock IP core is a PRNG-based hardware implementation of a random clock jitter injection and/or a random clock cycle inhibition. It is intended to clock feed all desired hardware, creating a se...

19
Secure-IC Securyzr Crypto Coprocessor with integrated Post-Quantum Cryptography IPs
The Crypto Coprocessors are a hardware IP core platform that accelerates cryptographic operations in System-on-Chip (SoC) environment on FPGA or ASIC. Symmetric operations are offloaded very e...

20
Secure-IC Securyzr Memory & Bus Protection IP Core
The Memory & Bus Protection IP Core module enables on-the-fly encryption/decryption and authentication to the external memory. It supports AHB/AXI slave/master interfaces, APB port for configu...

21
Secure-IC Securyzr(TM) Crypto Coprocessor (Compact)
The Crypto Coprocessors are a hardware IP core platform that accelerates cryptographic operations in System-on-Chip (SoC) environment on FPGA or ASIC. Symmetric operations are offloaded very e...

22
Secure-IC Securyzr(TM) Crypto Coprocessor (Premium)
The Crypto Coprocessors are a hardware IP core platform that accelerates cryptographic operations in System-on-Chip (SoC) environment on FPGA or ASIC. Symmetric operations are offloaded very e...

23
Secure-IC Securyzr(TM) Crypto Coprocessor (Standard)
The Crypto Coprocessors are a hardware IP core platform that accelerates cryptographic operations in System-on-Chip (SoC) environment on FPGA or ASIC. Symmetric operations are offloaded very ...

24
Secure-IC Securyzr(TM) DDR Encrypter
The DDR encrypter IP Core module enables on-the-fly encryption and authentication to the external memory. It supports AXI slave/master interfaces, APB port for configuration purpose. It is ty...

25
Small, Universal and Digital Fault Injection Attack Detector - Digital Sensor
Universal fully-integrated fault attack sensor In cryptography, an attack can be performed by injecting one or several faults into a device thus disrupting the functional behavior of the device. Tech...

26
UFS 3.0 Host Controller with AES Encryption compatible with M-PHY 4.0 and UniPro 1.8
Arasan's Universal Flash Storage 3.0 (UFS 3.0) is a simple but high performance, serial interface primarily used in mobile systems, between host processing and nonvolatile eXecute-In-Place (XIP) or ma...

27
AES-XTS - Balanced variant
Xiphera s AES symmetric encryption IP cores ensure robust encryption and decryption, providing data confidentiality and integrity with the Advanced Encryption Standard algorithm.These solutions suppor...

28
AES-XTS - High-speed variant
Xiphera s AES symmetric encryption IP cores ensure robust encryption and decryption, providing data confidentiality and integrity with the Advanced Encryption Standard algorithm.These solutions suppor...

29
Elliptic Curve Cryptography (ECC) Accelerator
The high-speed ECC Accelerator reaches to more than a thousand operations per second in a modern FPGA or ASIC. Furthermore, it covers all NIST P curves with a single IP core instance and also allows t...

30
Tessent Bus Monitor
The Tessent Embedded Analytics Bus Monitor provides non-intrusive monitoring of interconnect activity across all major standards, including Arm, AMBA, AXI, ACE, and ACE-lite. The Bus Monitor enables...

31
TLS 1.3
Transport Layer Security (TLS) is a cryptographic protocol used for building a secure connection between a client and a server over the Internet. A hardware-based TLS 1.3 implementation enables high-l...

32
Generic Polar FEC Codec
Creonic has flexible Polar decoder architecture to fulfil different customer requirements. The IP core has been demonstrated on internal conferences and shows. An FPGA demonstrator is available for ...

33
Secure Boot Hardware Engine
GEON-SBoot is an area-efficient, processor-agnostic hardware engine that protects SoC designs from booting with malicious or otherwise insecure code.

34
PermSRAM
A versatile nonvolatile memory macro available on foundry standard CMOS platform covering process node of 180nm to 28nm and beyond.

35
TwinBit
An embedded, true logic-based non-volatile memory solution with an extremely high endurance performance of 10K (PROGRAM) cycles.

36
Attack resistant ECC hardware acceleration core
eSi-ECC is a hardware acceleration core for Elliptic Curve (EC) modular arithmetic operations, which are commonly performed within EC cryptographic protocols; defined in IEEE1363 and other cryptograph...

37
BCH based Error Correcting Code FEC
Zero latency, low gate count, low power, asynchronous BCH Code based Error Correction FEC

38
CC-100IP-PI Power Integrity Enhancement IP

The CC-100IP-PI on Chip IP Block is an on-chip adjustable Impedance Controlled Hyper- capacitor with a Capacitance Multiplication, Series Inductance Nullification, Cybersecurity Enhancement and an ...

39
CC-100IP-RF Analog and RF Sensitivity Enhancement IP

The CC-100IP-RF is a RF and Analog Frontend Sensitivity Enhancement IP Block that embeds a Hyper-Capacitor with a Capacitance Multiplication, Series Inductance Nullification, Cybersecurity Enhancem...

40
CRYSTALS Kyber core for accelerating NIST FIPS 203 Key Encapsulation Mechanism
eSi-Kyber is a hardware accelerator core designed to accelerate post-quantum Key Encapsulation Mechanism (KEM) as defined by NIST FIPS 203.

 | 
 Previous Page
 | 1 | 2 | 
Next Page 
 | 
 Back

Partner with us

Contact Us
Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.